Fin « Data - circuits - Tiny circuits DSL

index : circuits

Tiny circuits DSL

jacques@jacquescomeaux.xyz

about summary refs log tree commit diff

path: root/Data/Fin

Mode	Name	Size
-rw-r--r--	Preimage.agda	1318	log plain

generated by cgit v1.2.3 (git 2.39.1) at 2025-10-30 22:18:12 +0000